# The Abstract for Mismatch calibration methods for high-speed ADCs

Due to the rapid evolution of CMOS technologies, digital processing of signals has become an attractive option in mixed-signal systems, such as digital communication and medical instrumentation. In such a system, the analog-to-digital converter (ADC) plays a key role by digitizing the analog input signal. Time-interleaving of ADCs is an attractive way to increase the overall conversion rate in a given technology while keeping the high resolution[1].

Time-interleaving is a technique involving multiple parallel ADC channels clocked out of phases and operating together to increase the overall sample rate. However, mismatches among the time-interleaved ADCs generate undesired spectral components and can significantly degrade the signal-to-noise-and-distortion ratio of the system. Mismatches that have been considered in the past are gain mismatches and timing mismatches[2]. Gain mismatches cause amplitude modulation of the input samples by the sequence of channel gains. Timing mismatch cause phase modulation of the input samples. Without any calibration, careful layout techniques have shown a limitation to about 7 to 8 bits of accuracy because of these mismatches.[3]

These mismatches have to be corrected in order to get sufficient performances from the converter. This paper presents the classical calibration methods and focuses on the blind ones. Among those, both mixed analog-digital methods and fully digital methods are overviewed. By considering the state-of-the-art of published chips, a comparison between those methods is provided[4].

Time Interleaved ADCs (TIADC) are an increasingly used solution to implement high sampling rate ADCs at a moderate hardware cost [5]. They are comprised of *M* single converters operating in parallel at a frequency *Fs/M*, where *Fs* is the sampling frequency of the overall TIADC[6]. However,due to the manufacturing process, the sub-converters have slightly different characteristics causing mismatches. Offset mismatch occurs when the sub-ADCs have different offset values whereas gain mismatch happens when the sub-ADCs have different gain values. Timing skew mismatch is due to the fact that the sub-ADCs sample the signal with a small timing offset with respect to their ideal sampling time. Finally, bandwidth mismatch happens when the sub-ADC sampling front-ends have different frequency responses, for example different cut-off frequencies[7].

The mismatches deteriorate the TIADC output signal by creating mismatch noise, a sum of spurious tones and aliased versions of the input signal. They consequently become a limiting factor in the design of high-speed TIADCs as they reduce the SNDR and the SFDR of the converter[8]. For that reason, it has long been a challenge to correct these mismatches and several approaches have been proposed. They can be classified into different categories.

Previous monolithic time-interleaved ADC arrays used foreground calibrations, digital filters, or trimming to minimize the effects of these mismatches. A disadvantage of trimming is that it lacks the ability to track variations over time and temperature. They require a known signal, for example a sine-wave, at the input of the TIADC during an offline phase[9]. Foreground calibration interrupts the conversion of the input while the calibration occurs, which is undesirable in many applications. Also, foreground calibration circuitry does not track changes over time in calibrated parameters. They are not suitable for applications where the converter is always ’on’, for example communications systems. Indeed, temperature variations and aging may requirethe calibration to be done frequently or even continuously. These techniques can however find their application in high-end measurement systems where the equipment can often be sent to calibration[1].

To overcome the limitations of foreground calibration, calibration can be done in the background. Background calibration has the advantage of being transparent to the user and can be performed without interrupting normal ADC operation. Much work has been done on calibration methods to correct for gain mismatches and some work has been done on correcting timing mismatches. However, when the conversion rate increases, this requirement becomes more difficult to satisfy. Background calibration techniques can be subdivided into *blind* and *non-blind* techniques[10].

Non-blind background calibration techniques require to slightly modify the input signal in the analog domain in order to calibrate for the mismatches. For example offset and gain mismatch calibration can be performed by generating a random signal that can either be added to the analog input signal [11] or, multiplied with it[12]. The technique published in performs bandwidth mismatch estimation by adding a known sine-wave to the TIADC input signal[13].

In this special session, we focus on blind background calibration for offset, gain and timing skew mismatches[14]. Blind background calibration techniques are probably the most challenging ones because they need to work with the actual input signal only. In most, if not all blind techniques, the calibration of the mismatches is controlled in the digital domain[15]*.* When the calibration is done with the help of a feedback to the analog front-end, we talk about *mixed signal calibration* or *mixed calibration[9]*. If the calibration entirely takes place in the digital domain, we speak about *fully digital calibration, and* it can bean alternative and can be used in place of analog trimming. To apply ADCs to a Digital communication system that requires high-speed signal processing and high dynamic input range as well, digital background calibration is mostly used. Offset mismatch can be corrected by subtracting the estimated offset from each sub-ADC digital samples, which only requires an adder per sub-ADC [16]. Similarly, gain mismatch can be corrected by multiplying the output of each sub-ADC by the inverse of its estimated gain, which only requires one multiplier per sub-ADC

Digital skew mismatch correction requires more filtering in order to recover the samples with the correct sampling times. The skew mismatch correction technique implemented in [17] is inspired from the technique presented in[18]. It uses the fact that the timing offset of each ADC is small as compared to the sampling period. In this particular case, the samples can be recovered by doing a first-order Taylor approximation of the skew mismatch error. This requires the use of the signal derivative, obtained by passing the TIADC samples through a digital differentiating FIR filter.

An other possibility is to reconstruct the signal with the help of fractional delay filters as explained in [19]. However, similarly to the derivative-based technique, this method requires a significant amount of digital filtering.

The researches on mismatch calibration methods for TIADC have been processed for a great many years at home and abroad and massive achievements have been gained. Among these, the most anonymous are University of Graz , UC Davis and Santa Barbara. They all published an extremely great many of papers on this region[20] .

**参考文献**

[1] Vogel C,Mendel S. A Flexible and Scalable Structure to Compensate Frequency Response Mismatches in Time-interleaved Adcs[J]. Circuits and Systems I: Regular Papers, Ieee Transactions on, 2009, 56(11): 2463-2475.

[2] Huang S,Levy BC. Blind Calibration of Timing Offsets for Four-channel Time-interleaved Adcs[J]. Circuits and Systems I: Regular Papers, Ieee Transactions on, 2007, 54(4): 863-876.

[3] Saleem S,Vogel C. Adaptive Compensation of Frequency Response Mismatches in High-resolution Time-interleaved Adcs Using a Low-resolution Adc and a Time-varying Filter[C]//Circuits and Systems (iscas), Proceedings of 2010 Ieee International Symposium on, [S.l.]: Ieee, 2010: 561-564.

[4] Satarzadeh P,Levy BC,Hurst PJ. Adaptive Semiblind Calibration of Bandwidth Mismatch for Two-channel Time-interleaved Adcs[J]. Circuits and Systems I: Regular Papers, Ieee Transactions on, 2009, 56(9): 2075-2088.

[5] Vogel C,Pammer V,Kubin G. A Novel Channel Randomization Method for Time-interleaved Adcs[C]//Instrumentation and Measurement Technology Conference, 2005. Imtc 2005. Proceedings of the Ieee, [S.l.]: Ieee, 2005: 150-155.

[6] Asami K. Technique to Improve the Performance of Time-interleaved Ad Converters[C]//Test Conference, 2005. Proceedings. Itc 2005. Ieee International, [S.l.]: Ieee, 2005: 7-857.

[7] Black jr WC,Hodges D. Time Interleaved Converter Arrays[J]. Solid-state Circuits, Ieee Journal of, 1980, 15(6): 1022-1029.

[8] Jridi M,Bossuet L,Le gal B, et al. New Adaptive Calibration Method for Time Interleaved Analog to Digital Converters[C]//Circuits and Systems, 2007. Newcas 2007. Ieee Northeast Workshop on, [S.l.]: Ieee, 2007: 932-935.

[9] Seo M,Rodwell MJ,Madhow U. Comprehensive Digital Correction of Mismatch Errors for a 400-msamples/s 80-db Sfdr Time-interleaved Analog-to-digital Converter[J]. Microwave Theory and Techniques, Ieee Transactions on, 2005, 53(3): 1072-1082.

[10] Le dortz N,Blanc J,Simon T, et al. 22.5 a 1.62 Gs/s Time-interleaved Sar Adc with Digital Background Mismatch Calibration Achieving Interleaving Spurs Below 70dbfs[C]//Solid-state Circuits Conference Digest of Technical Papers (isscc), 2014 Ieee International, [S.l.]: Ieee, 2014: 386-388.

[11] Saleem S,Vogel C. On Blind Identification of Gain and Timing Mismatches in Time-interleaved Analog-to-digital Converters[C]//33rd International Conference on Telecommunications and Signal Processing, Baden (austria), [S.l.]: Citeseer, 2010: 151-155.

[12] Kull L,Toifl T,Schmatz M, et al. 22.1 a 90gs/s 8b 667mw 64× Interleaved Sar Adc in 32nm Digital Soi Cmos[C]//Solid-state Circuits Conference Digest of Technical Papers (isscc), 2014 Ieee International, [S.l.]: Ieee, 2014: 378-379.

[13] Stepanovic D,Nikolic B. A 2.8 Gs/s 44.6 Mw Time-interleaved Adc Achieving 50.9 Db Sndr and 3 Db Effective Resolution Bandwidth of 1.5 Ghz in 65 Nm Cmos.[J]. J. Solid-state Circuits, 2013, 48(4): 971-982.

[14] Vogel C,Johansson H. Time-interleaved Analog-to-digital Converters: Status and Future Directions[C]//Circuits and Systems, 2006. Iscas 2006. Proceedings. 2006 Ieee International Symposium on, [S.l.]: Ieee, 2006: 4-3389.

[15] Seo M. Signal Processing/hardware Co-design for High-speed A/d Conversion and Millimeterwave Sensor Nets[M]. [S.l.]: Proquest, 2007: 页码范围缺失.

[16] Divi V,Wornell GW. Blind Calibration of Timing Skew in Time-interleaved Analog-to-digital Converters[J]. Selected Topics in Signal Processing, Ieee Journal of, 2009, 3(3): 509-522.

[17] Chen VH,Pileggi L. 22.2 a 69.5 Mw 20gs/s 6b Time-interleaved Adc with Embedded Time-to-digital Calibration in 32nm Cmos Soi[C]//Solid-state Circuits Conference Digest of Technical Papers (isscc), 2014 Ieee International, [S.l.]: Ieee, 2014: 380-381.

[18] Luo C,Zhu L,Mcclellan JH. Coordinated Blind Calibration for Time Interleaved Adcs[C]//Acoustics, Speech and Signal Processing (icassp), 2013 Ieee International Conference on, [S.l.]: Ieee, 2013: 3890-3894.

[19] Lee S,Chandrakasan AP,Lee H. 22.4 a 1gs/s 10b 18.9 Mw Time-interleaved Sar Adc with Background Timing-skew Calibration[C]//Solid-state Circuits Conference Digest of Technical Papers (isscc), 2014 Ieee International, [S.l.]: Ieee, 2014: 384-385.

[20] Seo M,Rodwell M. Generalized Blind Mismatch Correction for a Two-channel Time-interleaved Adc: Analytic Approach[C]//Circuits and Systems, 2007. Iscas 2007. Ieee International Symposium on, [S.l.]: Ieee, 2007: 109-112.